High density modularity for IC&#39;s

ABSTRACT

A high density multi-chip module and method for construction thereof, wherein a plurality of integrated circuit dice with at least one row of generally central bond pads is bonded in a staggered flip-chip style to opposite sides of a metallized substrate. The bond pads of each die are positioned over a through-hole in the substrate, and the bond pads are wire-bonded from one side of the substrate to circuitry on the opposing side of the substrate. Application of a glob-top sealant into the through-holes seals the bond pads and bond wires. A ball grid array may be formed in the peripheral area surrounding the dice on one side of the substrate, or an edge connector may be incorporated for connection to an external circuit.

CROSS-REFERENCE TO RELATED APPLICATION

[0001] This application is a divisional of application Ser. No. 09/241,177, filed Feb. 1, 1999, pending.

BACKGROUND OF THE INVENTION

[0002] 1. Field of the Invention

[0003] This invention relates generally to integrated circuit (IC) or semiconductor devices. More particularly, the invention pertains to integrated circuit configurations which provide high density modules for mounting on circuit boards and other host apparatus.

[0004] 2. State of the Art

[0005] Integrated circuit semiconductor devices (IC's) are small electronic circuits formed on the surface of a wafer of semiconductor material such as silicon. The IC'S are fabricated in plurality as part of a wafer. The wafer is then subdivided into discrete IC chips or dice, and then further tested and assembled for customer use through various well-known individual die testing and packaging techniques, including lead frame packaging, Chip On-Board (COB) packaging, and flip-chip packaging (FCP). Depending upon the die and wafer sizes, each wafer is divided into a few dice or as many as several hundred or more than one thousand discrete dice, each of which becomes an IC package.

[0006] The continuing demand for miniaturization has resulted in the development of integrated circuits on dice of very small size. The corresponding miniaturization of external circuitry has not proceeded at the same rate. Thus, there is a need for devices (including the interconnecting circuitry) of increasingly greater density.

[0007] Multi-chip modules have typically followed the convention of earlier, single chip packages, in that the reverse sides of bare dice or chips are mounted on a substrate such as a printed circuit board (PCB), leaving the active surface exposed for wire-bonding to the substrate or lead frame. Such is exemplified in U.S. Pat. No. 4,873,615 of Grabbe. Typically, dice are attached to one side only of the substrate, as in U.S. Pat. Nos. 4,992,849 and 4,992,850 of Corbett et al.

[0008] Where the device encompasses dice on both sides of the substrate, the reverse sides of the dice are conventionally attached to the substrate, as illustrated in U.S. Pat. No. 5,239,198 of Lin et al.

[0009] Stacked groups of packaged devices, often called cubes, have been developed, as exemplified in U.S. Pat. No. 5,016,138 of Woodman, U.S. Pat. No. 5,128,831 of Fox, III et al., U.S. Pat. No. 5,291,061 of Ball, U.S. Pat. No. 5,420,751 of Burns, U.S. Pat. No. 5,455,445 of Kurtz et al., U.S. Pat. No. 5,602,420 of Ogata et al., and U.S. Pat. No. 5,637,912 of Cockerill et al. In these references, each non-conductive substrate has one or more IC dies attached to one side only, or where dies are attached to both sides of the substrate, not more than one die is so attached on its active surface. In variants where there is no existing substrate between adjacent dice or packages, the packages have peripheral external leads.

[0010] In U.S. Pat. No. 5,291,061 of Ball and U.S. Pat. No. 5,323,060 of Fogal et al., multiple dice are stacked and wire-bonded to circuitry on a substrate with progressively longer wires.

[0011] Dice having bond pads, i.e. on the active surface, complicate the construction of multi-chip modules, particularly when wire-bonding is the connection method of choice. As taught in U.S. Pat. No. 5,012,323 of Famworth, U.S. Pat. Nos. 5,422,435, 5,495,398 and 5,502,289 of Takiar et al., and U.S. Pat. No. 5,600,183 of Gates, Jr., bonding with wire or other conductor necessitates that the stacked dice be of progressively smaller size.

[0012] In U.S. Pat. No. 4,996,587 of Hinrichsmeyer et al. and U.S. Pat. No. 5,107,328 of Kinsman, a package is shown with a die within a recess in a carrier. The carrier has shelves which extend over the die, leaving a slot through which the die is wire-bonded to conductive traces on the opposite surface of the shelves. U.S. Pat. No. 5,677,569 of Choi et al. shows a stacked package in which holes in the substrate permit wire-bonding of die pads to the upper surface of the substrate.

[0013] In U.S. Pat. No. 5,438,224 of Papageorge et al. and U.S. Pat. No. 5,477,082 of Buckley, III et al., a pair of dice is shown attached on its active surfaces to opposite sides of an intermediate layer such as a substrate. In both references, the terminals on the dice are directly coupled to terminals on the same side of the intermediate member by e.g. solder balls. The opposed dice are shown as being coextensive.

BRIEF SUMMARY OF THE INVENTION

[0014] In one aspect, the invention comprises a method for forming a high density multi-chip module (MCM) from a plurality of integrated circuits (IC's) in the form of bare dice with one or more rows of conductive bond pads. The bond pads of each die are preferably formed in a row or rows generally spanning the active surface. The dice are mounted on opposing sides of a substrate in a staggered flip-chip style and wire-bonded through through-slots to conductors on the opposite side of the substrate. Metallization in the form of conductive leads on both surfaces of the substrate is thus connected by wire bonds to the dice and to an electrical Input/Output (I/O) means such as a ball-grid array (BGA), edge connector, etc. for connection to an external circuit.

[0015] In another aspect, the invention comprises the multi-chip module formed by the method.

[0016] In one preferred form, an array of solder balls is formed on one surface of the substrate, in the peripheral area surrounding the die or dice mounted on that surface. Alternatively, a pin-grid array may be used. The multi-chip module may be readily attached by surface mounting on a circuit board, for example.

[0017] In another preferred form, an edge connector such as a socket connector as well-known in the art may be used.

[0018] The bonded wires within the through-slots in the substrate are preferably surrounded with a “glob-top” sealant material following testing. Thus, the wire connections are sealed by glob-top on one side of the substrate and by the die bonding material on the opposite side of the substrate. A minimum amount of glob-top material is required.

[0019] The module construction permits testing of each die after wire-bonding and easy removal and replacement of a defective die, if necessary, without removal of any encapsulant material. The construction is such that the bonded conductive wires are, prior to glob top application, protected from physical damage by their location within through-slots in the substrate and between or adjacent opposing dies. The opportunity for damage during die testing or die replacement prior to wire encapsulation is greatly reduced.

[0020] The module of the invention has a high density, inasmuch as it is formed as an array of bare dice rather than encapsulated packages of greater size. Dice are mounted on both sides of a substrate to form the module, and coplanar dies may be closely spaced, leaving room enough for forming the wire-bonds within the through-slots.

[0021] The method of the invention may be employed to surface mount bare dice on e.g. a printed circuit board of an electronic component.

BRIEF DESCRIPTION OF THE DRAWINGS

[0022] The invention is illustrated in the following exemplary figures, wherein the drawings are not necessarily to scale.

[0023]FIG. 1 is a perspective upper view of a high density IC module of the invention;

[0024]FIG. 2 is a perspective lower view of a high density IC module of the invention;

[0025]FIG. 3 is a top view of a high density IC module of the invention, in an intermediate stage of fabrication;

[0026]FIG. 4 is a bottom view of a high density IC module of the invention, in an intermediate stage of fabrication;

[0027]FIG. 5 is a cross-sectional edge view of a high density IC module of the invention, as taken along line 5-5 of FIG. 1;

[0028]FIG. 6 is a cross-sectional edge view of a high density IC module of the invention, as taken along line 6-6 of FIG. 5;

[0029]FIG. 7 is a partial cross-sectional view of another embodiment of a high density IC module of the invention;

[0030]FIG. 8 is a partial cross-sectional view of another embodiment of a high density IC module of the invention;

[0031]FIG. 9 is a top view of a high density IC module of the invention, in an intermediate stage of fabrication;

[0032]FIG. 10 is a bottom view of a high density IC module of the invention, in an intermediate stage of fabrication;

[0033]FIG. 11 is a perspective top view of another embodiment of a high density IC module of the invention;

DESCRIPTION OF THE ILLUSTRATED EMBODIMENTS

[0034] An exemplary embodiment of the invention is illustrated in drawing FIGS. 1 through 8 and is shown as a high density module 10 having two IC dies 12A, 12B mounted on a first side 16 of a substrate 20. One IC die 14A is shown on the opposite (second) side 18 of the substrate, in a staggered position relative to dies 12A, 12B. While the figures show a total of three dies 12A, 12B, 14A (referred to collectively as “dice 12, 14,” respectively) in the module, any number may be mounted to substrate 20 to form a dense IC module for use as a memory device, for example. In a spacially balanced module, the numbers of dice on the first and second sides 16, 18 will differ by one.

[0035] The dice 12, 14 are attached to the substrate 20 by an adhesive layer 38, which may be any non-conductive adhesive or adhesive tape as known in the art.

[0036] Each of the IC dies 12A, 12B and 14A is a bare (unpackaged) die with one or more adjacent rows of bond pads 22 on an active side 24. In drawing FIGS. 1 and 2, the bond pads 22 of dies on the opposite side are not visible, being covered by a flowable, hardenable, polymeric glob-top 40. In drawing FIGS. 5 to 8, two rows of bond pads 22 are shown spanning the minor dimension 26 of the dies (See FIG. 1). Alternatively, the bond pads 22 may be configured in a row or rows anywhere on the active surface 24, but preferably along a centerline 42 of a major dimension 28 or minor dimension 26, or even at an oblique angle with the major dimension. Preferably, the dice 12, 14 should be aligned so that the rows of bond pads 22 are in a parallel, spaced apart relationship.

[0037] The substrate 20 is shown with elongate through-slots 30A and 30B, each through-slot passing through the substrate between the first side 16 and the second side 18. The through-slots 30A, 30B are configured to provide access from the opposite side 18 of the substrate 20 for wire-bonding the bond pads 22 to connection sites 32 of a conductor pattern 34 on the substrate. The dice 12A and 12B are spaced a distance 36 apart, leaving room for the through-slot 30C therebetween.

[0038] As shown in drawing FIGS. 2 and 4 through 8, die 14A is mounted on the opposite side 18 of the substrate 20 between through-slots 30A and 30B. Like dice 12A and 12B, die 14A has its active surface 24 bonded to the substrate 20. Through-slot 30C encompasses the bond pads 22 of die 14A and is configured to provide access to the bond pads from the first side 16 of the substrate 20, i.e. from the side opposite the side to which the die 14A is attached.

[0039] Conductor patterns 34A, 34B are incorporated on each side 16, 18, respectively, of the substrate 20, having connection sites 32A, 32B (referred to collectively as connection sites 32) adjacent each through-slot 30A, 30B, 30C (referred to collectively as through-slots 30) for wire-bonding to bond pads 22 with conductive wires 44. The conductor patterns 34A, 34B and connection sites 32 are not shown in drawing FIGS. 1 through 4 for the sake of clarity, but are depicted in drawing FIGS. 5 through 8.

[0040] An exemplary conductor pattern 34A is shown on first substrate side 16 in drawing FIG. 9. The conductor pattern 34A has connection sites 32A for wire-bonding to die 14A (not shown in FIGS. 9 and 10) through through-slot 30C. In the example shown, the conductors 35A of conductor pattern 34A are also connected to solder balls 50 on side 18 (see FIG. 2) which comprise input/output connections for connecting the dice 12, 14 to external circuitry. The solder balls 50 comprise a ball-grid-array in a peripheral area 46 surrounding the die or dice. The balls are configured to be surface mounted to conductive traces on a larger substrate such as a circuit board, not shown. The input/output connections may also comprise a pin-grid-array (PGA), such an array being well known in the art.

[0041] The conductor pattern 34A on side 16 of the substrate 20 is interconnected with the solder balls 50 or with conductor pattern 34B on side 18 by conductive vias 48 passing through the substrate.

[0042] The conductor pattern 34B has connection sites 32B for wire-bonding to dice 12A and 12B (not shown in FIGS. 9 and 10) through through-slots 30A and 30B, respectively. In the example shown, the conductors 35B of conductor pattern 34B have outer ends 52B which are connected to solder balls 50 on the same side 18 (see FIG. 2).

[0043] As shown in drawing FIGS. 1 through 10, the module 10 has a separate solder ball 50 conductively connected to each bond pad 22 of the three dice 12A, 12B, 14A. Where the dice are to have common conductors, the number of solder balls 50 or other input/output connection lines will be much decreased.

[0044] A socket type connector 54 may be used instead of the ball-grid-array of balls 50, or pin-grid-array. As shown in drawing FIG. 11, a socket type connector 54 may be provided which permits vertical placement of the module on a circuit board, or cable connection. The conductor patterns 34A, 34B will vary from those of drawing FIGS. 9 and 10 in that the conductors 35A and 35B will extend to the socket type connector 54 rather than to an array of solder balls 50. Methods for making such patterns and connections are well known in the art.

[0045] Turning now specifically to drawing FIGS. 5 through 8, several variations in the through-slot configuration are illustrated.

[0046] A simple through-slot configuration in drawing FIGS. 5 and 6 has flat walls 56. The walls 56 are shown as parallel, but in an alternative arrangement, they may be beveled relative to each other. The through-slots 30A, 30B and 30C are shown with wires 44 bonded to bond pads 22 and connection sites 32A, 32B on substrate sides 16 and 18, respectively. The slot width 62 is such that it exposes the bond pads 22 and permits entrance of a wire bonding machine head for bonding the conductive wires 44. The slot length 60 exceeds the length of the row of bond pads 22, providing space for performing the wire-bonding.

[0047] Drawing FIGS. 7 and 8 correspond generally to drawing FIG. 5, but show different through-slot configurations, and do not show the glob-top 40. As depicted in drawing FIG. 7, through-slot 30C is formed with outwardly extending stepped surfaces 58 in opposed walls 56. These stepped surfaces 58 face the opposite side 16 of the substrate 20, and connection sites 32A on the stepped surfaces 58 are wire-bonded to bond pads 22 on die 14A with wires 44. In this configuration, stepped surfaces 58 are only slightly recessed from the substrate side 16.

[0048] In drawing FIG. 8, each through-slot step 58 is positioned much deeper in the substrate 20, shortening the length of the wires 44.

[0049] In drawing FIGS. 7 and 8, the wires 44 are effectively buried within the substrate 20, making them less prone to physical damage during handling of the module.

[0050] The method of making the module 10 of the invention comprises the following steps:

[0051] A plurality of integrated circuit dice 12, 14 is procured or fabricated. The integrated circuit dice 12, 14 are formed with an active surface 24 with one or more rows of conductive bond pads 22 thereon.

[0052] A planar substrate 20 having first side 16 and opposing side 18 is formed, and at least three through-slots 30 are formed in the substrate wherein each through-slot has a length 60 and width 62 sufficient to expose the rows of bond pads 22 of a die 12 or 14 bonded to the substrate to overlie the through-slot. The through-slot may be of uniform width 62, or may include a stepped surface(s) 58.

[0053] Conductive patterns 34A, 34B are formed on sides 16,18, respectively, of the substrate 20, such as by a lithographic metallization process or by other methods known in the art. The conductive patterns 34A, 34B include conductors 35A having one end configured as a wire-connecting site 32 adjacent a through-slot 30, and the other end is configured for attachment to an input/output connection. Where the through-slot 30 is stepped, the wire-connecting sites 32 are positioned on the stepped surfaces 58.

[0054] The formation of the through-slots 30 and the conductive patterns 34A, 34B may be in any order.

[0055] An input/output connection means is added to the module 10 and may comprise an array of solder balls 50 or pins, or may be a socket type edge connector 54.

[0056] Dice 12, 14 are then mounted on both sides 16, 18 of the substrate 20 with an adhesive layer 38. Each die is mounted so that all of its bond pads 22 to be connected are positioned within a through-slot 30 and are thus exposed on the opposite side of the substrate 20 between two other dice for wire-bonding.

[0057] Bond pads 22 of each die 12, 14 are wire-bonded by conductive wires 44 to the connecting sites 32 of the conductor patterns 34A, 34B.

[0058] Typically, each die 12, 14 and/or all dice collectively are tested for operability before the through-slots 30 are filled with glob-top 40 to encapsulate and seal the wires 44 therein and spaces between adjacent dice 12, 14.

[0059] Optionally, the module, including the otherwise exposed die surfaces and substrate, may be encapsulated with a polymeric material.

[0060] The module 10 as described has a high density. The effective density increases as the number of dice 12, 14 is increased. Both sides of the substrate 20 are utilized, and the modules 10 so formed may be surface bonded to both sides of a printed circuit board (PCB), for example. Furthermore, the method may be used as chip-on-board (COB) technology for attaching a plurality of bare dice 12, 14 to a mother board without prior encapsulation.

[0061] The wire protection provided by the through-slots 30 and dice 12, 14 enables the module 10 to be electrically tested prior to glob-top encapsulation without endangering the wires 44. This also enables easy and rapid removal and replacement of any defective die.

[0062] The method requires minimal glob-topping.

[0063] Additional advantages and modifications will readily be recognized by those skilled in the art. Therefore, the invention in its broader aspects is not limited to the specific details, and representative devices, shown and described herein, but includes various modifications which may be made without departing from the spirit or scope of the general inventive concept and embodiments as defined by the appended claims and their equivalents. 

What is claimed is:
 1. A multi-chip module, comprising: a substrate having a first side and a second side and at least two elongate through-slots extending from the first side to the second side thereof, said at least two through-slots having a length and a width; electrical conductors formed on said first side and said second side of said substrate, said electrical conductors having connection terminals adjacent said at least two elongate through-slots for bonding portions of wires to bond pads exposed through said at least two elongate through-slots; electrical input/output connectors for connecting said electrical conductors to an external circuit; a first semiconductor die having an active surface with a plurality of bond pads thereon, and a reverse surface, a portion of said active surface bonded to said first side of said substrate, at least one bond pad of the plurality of bond pads on the active surface of the first semiconductor die exposed through a through-slot of said at least two through-slots in said substrate for bonding a portion of a wire to at least one of said electrical conductors on said second side of said substrate; a second semiconductor die having an active surface with a plurality of bond pads thereon, and a reverse surface, a portion of said active surface of said second semiconductor die bonded to said first side of said substrate, at least one bond pad of the plurality of bond pads thereon exposed through another through-slot of said at least two through-slots in said substrate for wire-bonding to at least one of said electrical conductors on said second side of said substrate; and at least two conductive wires connecting at least two bond pads of said plurality of bond pads on said first semiconductor die and said second semiconductor die to at least two of said connection terminals, one of said at least two connection terminals located on the first side of said substrate and the other of said at least two connection terminals located on the second side of said substrate, said first semiconductor die and said second semiconductor die positioned wherein a conductive wire connected thereto extends through a through-slot of said at least two through-slots in said substrate.
 2. The multi-chip module of claim 1, further comprising a glob-top sealant filling said at least two elongate through-slots in said substrate.
 3. The multi-chip module of claim 1, further comprising a layer of polymeric sealant encapsulating a portion of said module.
 4. The multi-chip module of claim 1, wherein said first semiconductor die and said second semiconductor die are attached to said substrate at two different planes.
 5. The multi-chip module of claim 1, wherein said electrical conductors on said first side of said substrate have connection terminals adjacent said through-slot of said at least two elongate through-slots in said substrate for wire-bonding to said plurality of bond pads on said first semiconductor die attached to said second side of said substrate, and said electrical conductors on said second side of said substrate have connection terminals adjacent said another through-slot of said at least two elongate through-slots for wire-bonding to said plurality of bond pads on said second semiconductor die attached to said first side of said substrate.
 6. The multi-chip module of claim 1, wherein said electrical conductors comprise metallization patterns on said first and second sides of said substrate.
 7. The multi-chip module of claim 1, further comprising: conductive vias through said substrate connecting said electrical conductors on the first side and the second side of said substrate.
 8. The multi-chip module of claim 1, wherein said electrical input/output connectors comprise a ball-grid-array of solder balls on one of said first and second sides of said substrate.
 9. The multi-chip module of claim 1, wherein said electrical input/output connectors comprise an edge connector.
 10. The multi-chip module of claim 1, wherein said electrical input/output connectors comprise a socket connector.
 11. A multi-chip module, comprising: a substrate having a first side, a second side, and a plurality of elongate through-slots extending from the first side to the second side thereof, said plurality of through-slots having a length and width; electrical conductors formed on said first side and said second side of said substrate and having connection terminals adjacent said plurality of through-slots for wire-bonding to bond pads exposed through said plurality of through-slots; electrical input/output connectors for connecting said electrical conductors to an external circuit; a plurality of semiconductor dice, each semiconductor die of said plurality of semiconductor dice having an active surface having a plurality of bond pads thereon and a reverse surface, said active surface bonded to said first side of said substrate, the plurality of bond pads of each semiconductor die exposed through a through-slot of said plurality of through-slots to said second side of said substrate for wire-bonding to said electrical conductors on said second side of said substrate, at least one semiconductor die of said plurality of semiconductor dice attached to said second side of said substrate, the plurality of bond pads of said at least one semiconductor die of said plurality of semiconductor dice exposed through a through-slot of said plurality of through-slots to said first side of said substrate for wire-bonding to said electrical conductors on said first side of said substrate; and conductive wires connecting said plurality of bond pads of each of said plurality of semiconductor dice to said connection terminals, each said semiconductor die of said plurality of semiconductor dice positioned having conductive wires connected thereto extending through a through-slot of said plurality of through-slots in a space between adjacent dice on an opposite side of said substrate thereto.
 12. The multi-chip module of claim 11, further comprising a glob-top sealant covering said pluralities of bond pads and conductive wires within said plurality of through-slots.
 13. The multi-chip module of claim 12, wherein said glob-top sealant fills said space between said adjacent semiconductor dice.
 14. The multi-chip module of claim 11, further comprising a layer of polymeric sealant encapsulating said multi-chip module.
 15. The multi-chip module of claim 11, wherein said plurality of dice is attached in a bi-planar configuration on said substrate.
 16. The multi-chip module of claim 11, wherein said electrical conductors on said first side of said substrate have connection terminals adjacent alternate through-slots of said plurality of through-slots for wire-bonding to said plurality of bond pads on said at least one semiconductor die of said plurality of semiconductor dice attached to said second side of said substrate, and said electrical conductors on said second side of said substrate have connection terminals adjacent other through-slots of said plurality of through-slots for wire-bonding to said plurality of bond pads on semiconductor dice of said plurality of semiconductor dice attached to said first side of said substrate.
 17. The multi-chip module of claim 11, wherein said electrical conductors comprise metallization patterns on said first side and said second side of said substrate.
 18. The multi-chip module of claim 11, further comprising conductive vias through said substrate connecting electrical conductors on opposite sides of said substrate.
 19. The multi-chip module of claim 11, wherein said electrical input/output connectors comprise a ball-grid-array of solder balls on one of said first and second sides of said substrate, in a periphery thereof about said bonded semiconductor dice.
 20. The multi-chip module of claim 11, wherein said electrical input/output connectors comprise an edge connector.
 21. The multi-chip module of claim 11, wherein said electrical input/output connectors comprise a socket connector.
 22. The multi-chip module of claim 11, wherein the number of said plurality of semiconductor dice mounted on said second side of said substrate differs by one from the number of said plurality of semiconductor dice mounted on said first side of said substrate.
 23. The multi-chip module of claim 11, wherein the length of said through-slots exceeds a length of said plurality of bond pads on a semiconductor die of said plurality of semiconductor dice.
 24. The multi-chip module of claim 11, wherein each of said plurality of through-slots has uniform dimensions between said first side and said second side of said substrate.
 25. The multi-chip module of claim 11, wherein the width of a through-slot of said plurality of through-slots is greater at one of said first and second sides of said substrate.
 26. The multi-chip module of claim 25, wherein the width of said through-slot of said plurality of through-slots is configured to provide a step intermediate said first side and said second side of said substrate.
 27. The multi-chip module of claim 26, wherein said connection terminals of the electrical conductors are positioned on said step.
 28. The multi-chip module of claim 25, wherein said through-slot of said plurality of through-slots is beveled between said first side and second side of said substrate.
 29. The multi-chip module of claim 11, wherein said plurality of bond pads of a semiconductor die of said plurality of semiconductor dice is positioned along a center line of said active surface thereof.
 30. The multi-chip module of claim 11, wherein at least two semiconductor dice of said plurality of semiconductor dice attached to said first side of said substrate lie in a first plane and at least two semiconductor dice of said plurality of semiconductor dice attached to said second side of said substrate lie in a second plane.
 31. The multi-chip module of claim 11, further comprising a memory device wherein a majority of said plurality of semiconductor dice have internal circuits.
 32. A module, comprising: a substrate having a first side and a second side and at least two elongate through-slots extending from the first side to the second side thereof, said at least two through-slots having a length and a width; electrical conductors formed on said first side and said second side of said substrate, said electrical conductors having connection terminals adjacent said at least two elongate through-slots for bonding portions of wires to bond pads exposed through said at least two elongate through-slots; electrical input/output connectors for connecting said electrical conductors to an external circuit; a first semiconductor die having an active surface with a plurality of bond pads thereon, and a reverse surface, a portion of said active surface bonded to said first side of said substrate, at least one bond pad of the plurality of bond pads on the active surface of the first semiconductor die exposed through a through-slot of said at least two through-slots in said substrate for bonding a portion of a wire to at least one of said electrical conductors on said second side of said substrate; a second semiconductor die having an active surface with a plurality of bond pads thereon, and a reverse surface, a portion of said active surface of said second semiconductor die bonded to said first side of said substrate, at least one bond pad of the plurality of bond pads thereon exposed through another through-slot of said at least two through-slots in said substrate for wire-bonding to at least one of said electrical conductors on said second side of said substrate; and at least two conductive wires connecting at least two bond pads of said plurality of bond pads on said first semiconductor die and said second semiconductor die to at least two of said connection terminals, one of said at least two connection terminals located on the first side of said substrate and the other of said at least two connection terminals located on the second side of said substrate, said first semiconductor die and said second semiconductor die positioned wherein a conductive wire connected thereto extends through a through-slot of said at least two through-slots in said substrate.
 33. The module of claim 32, further comprising a glob-top sealant filling said at least two elongate through-slots in said substrate.
 34. The module of claim 32, further comprising a layer of polymeric sealant encapsulating a portion of said module.
 35. The module of claim 32, wherein said first semiconductor die and said second semiconductor die are attached to said substrate at two different planes.
 36. The module of claim 32, wherein said electrical conductors on said first side of said substrate have connection terminals adjacent said through-slot of said at least two elongate through-slots in said substrate for wire-bonding to said plurality of bond pads on said first semiconductor die attached to said second side of said substrate, and said electrical conductors on said second side of said substrate have connection terminals adjacent said another through-slot of said at least two elongate through-slots for wire-bonding to said plurality of bond pads on said second semiconductor die attached to said first side of said substrate.
 37. The module of claim 32, wherein said electrical conductors comprise metallization patterns on said first and second sides of said substrate.
 38. The module of claim 32, further comprising: conductive vias through said substrate connecting said electrical conductors on the first side and the second side of said substrate.
 39. The module of claim 32, wherein said electrical input/output connectors comprise a ball-grid-array of solder balls on one of said first and second sides of said substrate.
 40. The module of claim 32, wherein said electrical input/output connectors comprise an edge connector.
 41. The module of claim 32, wherein said electrical input/output connectors comprise a socket connector. 